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Using Building Blocks to Design 
Analog Neuro-Fuzzy Controllers 
We present a parallel architecture for fuzzy controllers and a methodology for their realization 
as analog CMOS chips for low- and medium-precision applications. These chips can be made 
to learn through the adaptation of electrically controllable parameters guided by a dedicated 
hardware-compatibk k m h g  algorithm. our & i p s  emphasize simplicity at the circuit level- 
a prerequisite for increasing processor complexity and operation speed. ]Examples include a 
thee-input, four-rule controller chip in 1.5-pm CMOS, single-poly, double-metal technology. 
Fernando Vidal-Verdu uzzy sets and fuzzy inference enable 
us to use insights about local features 
University of Mdiaga to predict the behavior of a system, 
even if its exact mathematical descrip- 
Angel Rodriguez-Vdzquez tion is unknown or ill-defined.' For instance. 
fuzzy inference can stabilize an inverted pole on 
Univewty of Seville a moving cart through statements like "if the pole 
is falling rapidly to the left, then the cart must 
move rapidly to the left." For fuzzy inference, as 
for a human operator, there is no need for exact 
formulation of the system dynamics. 
In recent years, designers have successfully 
applied fuzzy inference to control problems in 
vehicles. robots, motors, power systems, home 
applianccs, and so on, as well as to decision- 
making sj'stems and image processing.' In many 
of these systems, software on conventional 
microproctxsors can produce fuzzy inference, 
attainjng up to I-Kflips inference speed with 8- 
to 16-bit resolution. However. systems requiring 
high-speed inference, reduced power consump- 
tion, or smaller dimensions have prompted the 
development of dedicated hardware.' 
There are two design xpprwaches to fuzzy 
inference hardware: ASICs using digital circuits 
and ASICs using analog circuits. though an exact 
Imrder between the two technologies is contro- 
versial. Lligital circuits provide greater accuracy, 
while andog circuits feature greater speed effi- 
ciency for medium- to low-accuracy le\-els below 
about 9 (We measure speed efficiency as 
0272-1732/95/$04.00 Q 1995 IEEE 
the power consumption and area occupation 
needed for a given speed.) Consequently, analog 
techniques are better suited for applications in 
which power consumption, system dimensions, 
or operation speed takes precedence over accu- 
racy. This is actually the case in most fuzzy sys- 
tem applications, where accuracv requirements 
range from 10 percent to 1 percent'-accuracy 
even the least expensive VLSI technologies can 
provide.' Another obvious advantage of analog 
fuzzy circuits is their simple interface with phys- 
ical sensors and actuators, that requires no data 
converters. 
There are two major classes of analog fuzzy 
chips: fixed function and adaptive. The former 
are better suited to applications in which the 
input-output function is already completely 
defined at the chip design phase and does not 
change with operation. However, this is not the 
situation in most practical cases, where design- 
ers do not know the exact function a priori. or 
where the function must adapt to specific envi- 
ronmental characteristics.' Thus. the need arises 
for combining the inference capabilities of fuzzy 
systems with the learning capabilities of neural 
net-works. as other authors have discussed.' 
Based on these developments, we present a 
neuro-fuzzy analog chip architecture, circuit 
blocks for its realization in VLSI CMOS technol- 
ogy, and hardware-oriented algorithms to adapt 
its parameters through learning. We emphasize 
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_--_ _____ ___ 
tlie inodul.irit)i ot the circiiits used tor ddaptabihq , our design 
metliotlolc )gy is .ipplicable to  both fixed- and adaptive-func- 
tion chips 
Here 1 I r 5 il.. iiiin 15 the multidiinensional minimum, and 
s,,(.Y,/ are nieinbership functions that codify the degrees o f  
matching tx tue rn  each input and its fuzzy lahels I For the 
sake o f  generalit) we have assigned each input in Figure 1 
1 
~ 
of Tak'igi z and Sugeno s singleton fuzz) inference rules I 
This .ippr( m h ,  ad\ antageous for hardware impleinent,ition 
aiid p~ogr.~inming,' obtains the output as a weighted Iine~r 
cotnixnation of fuzzy b 
ship function5 .it different rules, thus yielding simpler 
architectuies .ind Circuit implementations 
Fipiirc. 1 sIiom\ fi\r different types o f  processing nodes 
Iciler 1 E'itl i  node in this layer reallLe\ a nonlinear 
timsfc )rindtion to ex aludte d membership function .$a$, 
whei c 1 5 I 5 &\! and 1 5 J 5 21 
, = I  I Lapci 2 Each  node here obtains a component of w = 
( 11' II , , ii \)' a\ the minimum among the ,I-1 mem- 
liei s h i p  func tion v,ilurs associated with the corre- 
slx mcling rulc 
I 'iycr j This layer normalizes w using collectne coni- 
put,ition t o  olitain w* according to Equation 2 
La) er t F x h  node in thi4 layer multiplies 'i component 
of w* hi its singleton to  obtain ul,'~),' 
h l e r  5 1hi\  layer contains a single node, which per- 
forms the summation in Fquation 1 
I 
1 = /(x) = &:w:(x) (1) 
m here x = (x,, 2c, 
n u t  e,ich w;tx) corresponds t o  . I  rule, a 
ton ~ssoci.ited with it \xic calcu1,ite the t> 
the Inpllt Js 
. . x,,)' is the iiiput vector in column f o i -  
.,1n[ SI1 (2 I ) .  s22( %), 3 .*U(-*)] 
C I i i i n [ s ~ l ~ . ~ i ) , . 2 2 ( . ? j r . . , s 2 U ( ~ ~ ) ]  
w;(x) = (2) 
1 = I  \ 
Considei a gir e n  stiucture determined by the nuniher of 
menilxiship functions and rules The transfer function of 
Figuie I is parameterized hy the vector of singletons y" = 
(yI*, 12* , )!<')I .incl the vectors of meinbership functions' 
centers E = (E,,  h(-, L J ' .  widths A' = (A, , ,  A,: , A,,JT, and 
slopes S, = (S , , ,  5,? S,,) '  (The inset in Figure 1 show5 the 
shape 1 For fixed-chip applications, m e  calculate these pard- 
meteis o f t  chip and sizv the circuits accordingly For appli- 
c'itioiis th'it require adaptahilit), the circuits used in layeis 1 
and t niu5t be piograrnmahk. and the chips must he m d e  
to l e ~ i  n the requit cd trmsfer function in situ 
CMOS premise circuitry 
The premise part of the architecture include5 layers 1 ancl 
2 The c i iwi t r )  o f  h ) e r  1 operates in transconductance mode, 
thdt is, \I ith \olt.ige inputs and current outputs The use of 
koltage inputs siinplifies the controller interface In layer 2, 
current-mode circuits re,ilii.e tlie inininiuiii operator more 
easil.~ t h m  their voltage-mode counterparts 
Membership function circuitry. Let us consider the dif- 
ferential ainplifier in Figure 2a Analysis using a quare-law 
moclel tor the MO3 ti,insistor in the saturation region obtain5 
the eqiiatic )n for the large sigrial transconductance in Figure 
2 p = Pi! W L )  is the transconductance factor in the satura- 
tion region, P I  it\ normalized value. and Wancl L the midth  
and length of tranvstors in the ditferentral pairs 
The equdioii in Figure 2 shows that the large-signal 
transconciuctance is ,i sigmoid wi th  saturations at +Is and 
-fp liht those o n  the left side of Figure Lc Thus, cross-coli- 
~ 
xi '2 xM 
Figure 1. Conceptual architecture of a singleton fuzzy 
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pling two differvntial pairs as in Figure 2 b  obtains tlie bells 
depicted on the right side of Figure 2c. Of these. we obkiin 
the one at the top by aggregation of  the differential output 
currents of  both pairs using Kirc.lthoff current law (KCL). It 
ranges bctween 0 and 21p Aggregating only the positive or 
the negative output current components o f  each pair pro- 
duces the cwnpltmencary bell-like characteristics shown at 
the bottom right of Figure 2c. These latter characteristics 
prove useful in implementation. ;is we discuss kiter. 
Multidimensional minimum circuitry. We uxe the 
Maximum and Coinplement operation to calculate 21: in prac- 
tice, so thnt 
--- 
u ' ,  = niin(.s,i..~.,2,. . . , s,,$,) = mas (s,l. s C , .  , , .G) 
The overl,ar denotes coniplement. Since s,, is a current. \ye 
obtain its complvment using KCI; s,, = I, - ?,, , where 2, is the 
currcnt associated with logical 1. 
Similarly. after A Y  calculate W, using 
the maximum operation, we obtain 
u l z  = I , , -  U:. The t u a  design prohleins 
that arise at this level are how t o  real- 
ize the nuximum operator in currc.nt 
domain, and how to interface tlie 
membership fiincxion circuitry :incl 
the maximum circuitry. 
C'zrrre?it-modc maximiinz. Figrire 
3a shows a conceptual CMOS ma+ 
niiini circuit based o n  the winn(.r- 
take-all o f  Lazzaro et al..h \vhere \ve 
have shifted all input currents b) I,i 
for convenience. This circuit exploits 
the ohmic region of hlOS transistors. 
In particular. it is possible t o  reduce 
their current by driving them with 
small V;],, values-as shown in tlie 
shaded area of Figure 3. 
Note that all bottom transistors in 
Figure Sa, including output transistor 
&, have the same gate voltage \.<,. 
The largest input current ?,,,,,,yet\ its 
steady-stare \due .  V ,  drives tran,\is- 
tor M,,, to clraw Tu,, ~,, while their estcsr- 
nally applied current Tt, may lw 
each top t r:insistor MI, IieC'omes . in  
error-sensitive nocle that detects d if- 
ferences between T,, and S, ,,',,. If T8,  < 
S,,l,,x. the error S,, - S ",,, I* is integratvd 
in the gate-to-source capacitor of ht,,, 
causing its gate-source voltage t o  
decrease. Consequently, the drain- 
source voltage o f  Mi,, decreases until 
this transistor enters into the ohmic region and the error-cur- 
rent signal becomes null. 
The circuit in Figure Sa requires careful design to reduce 
errors clue to channel length modulation if the drains of the 
output and input transistors are not equipotential. We reduce 
these errors by d d i n g  cascode transistors (similar to IW,) in 
series t o  the input branches. but this strategy renders poor 
dymmic response. For better dynamic response, we use 
adapti1.e biasing to properly set the gate voltage of M,: \7rt,,, 
This adjusts V,,, t o  equalize the drain-source mltage of hl,, 
(VI,,,) and that of the input transistor that drives the maximum 
current. We achieve this through the design in Figure 3b. In 
this design, the large signal transconductances of transistors 
M,, and M,, control the value o f  Vwf. Thus, we achiev-e match- 
ing between VI,,,,,,,, and VI,, by properly sizing these transis- 
tors. \ve Obtain systematic errors below 0.3 percent for input 
currents o f  up to 20 FA. In this circuit. as in the others, fol- 




Figure 2. Membership function generation: differential pair as basic cell (a), bell- 
like membership function circuit (b), and response curves set (c). 
4 c 
Figure 3. CMOS current-mode maximumlpropagate circuit: basic schematic (a) and 
bias circuit (b). 
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percent greater input range. Through optimuni design, it may 
provide higher speed due to the larger mobility cif electrons 
as compared t o  holes. This alternative, where I, = 2 4 ,  aCso 
reduces area and parasitic penalties associated with obtain- 
ing large slope values at the crossovers. Figure 4b also 
enables us to produce replicas o f  by using multioutput 
current mirrors and consequently reduces the circuit com- 
plexity for cases where different rules share fuzzy member- 
ship functions. 
Figure 4. Interface between membership function and 
minimum circuits (shaded). Alternatives offer smaller sili- 
con area (a) or greater input range (b). 
lowing analog layout and sizing guidelines based on the for- 
mulation by Pelgrom’ minimizes mismatching errors due to 
random variations of technological parameters. 
Ivittvfidcx> to mcmhemhip function circuitq!. Bear in mind 
that output i,k of the membership function circuit of Figure 213 
already has the shape o f  a complemented bell. However. 
iising PMOS instead o f  NMOS transistors in this circuit pro- 
duces ;i current tliat leaves rather tlian enters the output node. 
Thus, i n t thce  t o  a minimum block built with NMOS tran- 
sistors is direct, ;is shown in Figiire 4a. The delices in the 
sliadecl area belong to  the minimum circuitry, where I, = lv 
Figure tb shows an alternative that also uses NMOS tran- 
sistors in the membership function differential pair.s. 
Although its cost i n  silicon are21 is larger, it features almost SO 
level-shifting current I,, helps maintain 
this advantage by decreasing the 
impedance of  input nodes. Proper siz- 
ing of  the top and bottom transistors 
eliminates the offset at the output. 
honetheless, speed considerations dic- 
... ... 
w; = 
CMOS consequent circuitry 
The consequent part of Figure 1 includes layers 3, 4, and 
j .  The circuitry at these three layers operates in current 
domain, which enables us to fully exploit the functional fea- 
tures of MOS transistors and, consequently, yields extreme- 
ly simple circuit realizations. The output signal is a current, 
which we can transform off chip into a voltage through a 
Normalization circuit. Figure Sa shows a simple CMOS 
schematic based on Gilbert’s bipolar junction transistor nor- 
malization circuit.” For convenience, we have shifted all input 
currents by Io,. Each transistor MI,, in the bottom array sens- 
es a component u: of w and realizes a nonlinear I-to-V trans- 
formation to obtain voltage VGp This voltage is applied to 
the top transistor M,, and transformed into current U):, which 
follows the equation in Figure S. p, and PI, are the transcon- 
ductanc.e factors o f  top and bottom transistors. 
KCL at node 0 of the circuit in Figure 5a forces the sum 
of components of vector w* to remain constant and equal 
to I,$. as required for normalization. Proper design obtains 
quasi-linear transformation of U’, into U!:. However, lineari- 
ty is not strictly necessary in a neuro-fiizzy system. where 
nonlinearities are tolerated or correct- 
ed through adaptation. 
The design in Figure Sa improves 
A A the dvnamic remonse bv a factor of 
(b) \ 2  
1 
tate the use of similar gains for both 
transistor arrays, producing offset IC>: 
also at the output. 
Main error sources of the design in 
Figure 5a are channel length modula- 
tion and common mode rejection. 7X’e 
minimize errors due to channel length 
modulation at the p mirrors by insert- 
Figure 5. Open-loop CMOS normalization circuit: basic schematic (a) and cas- 
code current mirrors (b). 
ing cascode transistors. Similarly, cas- 
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coding the n mirror that replicatc I,$ 
reduces coninion mode rejection 
errors. Iri  both cases. we ai.oid 
stacked cascode mirrors t o  preserve 
range. Instead, we use a cascode 
transistor at the output tmnch for  p 
mirrors and :i cascode structure \\ ith 
high output voltage swing for the 
bottom n mirror (Figure 5b). 
Singleton weighting and aggre- 
gation. We achieve singleton 
weighting using current mirrors with 
scale tictors y:. Figure 6a depict., a 
current mirror with generic transcon- 
tluctors. 1% c m  use differcnt 
transconcluctor implementations 
depending on design requirements." 
Since intcrface with the normaliza- 
tion circuit does not impose se\.t.re 
limitations in voltage range, stacked 
cascodc mirrors (shaded area of 
Figure 6a ) offer good IIC matching 
and output resistance. Iksides cis- 
coding, splitting the output transistor 
into multiples o f  tlie input transistor 
reduces channel length nmdulation 
errors dur. to mirror asyninietq-. \We 
accomplish aggregation in current 
niode hy KCL, simply by wiring al l  
rule outputs (Figure 6b). We must 
also provide the output node with a 
bias current to eliininate offset crcat- 
ed h y  the normalization circuit. in 
case it is not eliminated there. 
Hardware-compati ble 
learning 
Figure -a shows the concept of 
supervised learning applied t o  t l ie 
managemtm o f  parameter adapt-i- 
tion in a fuzzy engine. \%'& niiist 
clioost. the algorithms used t o  adapt 
the paramvters of  niemlwrsliip fiinc- 
tions and tlie singleton values IO 
guarantee hardtvvare conipatibility. 
Our choicc:s take ridvanta& o f  tlie 
inany similarities between the chip 
xchitecturc. of  Figure 1 and the arclii- 
tectures of neural netw-orks. To higli- 
light these similarities. we recast 
Figure 1 into the two-layer architec- 
I ure o f  Figure Xa. I lere. each neurc In 
in the input layer 1x1s 21 niultidimen- 
Y (b) ,=l,N 
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Figure 7. Concept of supervised, learnable fuzzy engine (a), and performance of 
the learning algorithm (b). RMSE signifies root mean square error. 
Figure 8. Two-layer fuzzy architecture (a); one-dimensional projection of input 
layer nodes for fuzzy and RBFNN systems (b); one-dimensional projection of input 
layer nodes (Kohonen's layer) for counterpropagation network (c); and measured 
two-dimensional surface response for a 1.5-ym CMOS analog fuzzy chip (d). 
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Figure 9. Transconductance as a function of bias current and B for single and com- 
pound MOS transistors. Bias current is /42 for all cases (a-d); Implementation of B 
with transistors (e). 
sional. nc ~nlinear transfvr fiinctioii ZL!,*(X).  and the actk ation 
function of the neuron in the output layer is unity. 
<;eomc,tric;ill>. UJ?(X) is a multidimensional membvrship 
function \%,hose ()ne-diniensional projections are bell-shaped 
(Figure 81)). The) divide the input universe into clusters, shown 
in Figure 8d. This graph shows nieasurements taken from a 
silicon protoypc of a three-input. four-rule analog fuzzy con- 
troller fatxicated in 1.5-pm CblOS, single-poly, n-well tech- 
nology. l'he chip uses our design methodology and features 
5-Mflips operation with 1-percent xcuracy. The figure depicts 
:i two-dimensional projeCtion o f  the surface response and 
shows four tlifferrnt clusters, ont. for each inference nile. 
The clustering performed by thc fuzzy inference procedure 
is similar t o  the role played by basis functions in radial basis 
function neural networks" (KRFNNs), although radial basis 
function5 are nc )t comiuonly normalized. This leads us to 
explc )re Icirning strategies borrom ed from RBFNNs: a cluster- 
ing algorithm to  determine membership functions and an error- 
correction algorithm for the weights in 
output layers. This has already been 
considered at the algorithmic lev&7 
using a back-propagation algorithm 
for the antecedents (layer 1) and least 
mean squares for the consequents 
(layer 4).  However, back propagation 
is hard to implement in hardware. 
Instead, we consider weight perturba- 
tion,'l where we replace derivatives 
with finite differences and avoid feed- 
back paths by calculating the influence 
of each parameter on the global error. 
If w is the learning parameter, and 5 
the global error at output, a change in 
the value o f  w is given by 
where pert is a small perturbation, 11 
is the learning rate, and both are con- 
stant. Note that weight update hard- 
ware evaluates the error with 
perturbed and unperturbed weight 
and then inultiplies by a constant. 
We use this strategy for the mem- 
bership functions. WP exploit the sim- 
ilarities of singleton fuzzy inference 
with the counterpropagation net- 
work. The similarities become evident 
when we use "crisp" rather than fuzzy 
sets. In this case. Figure 8c depicts the 
one-dimensional projections of the 
memlxrship functions, which are similar to  a trained coun- 
terpropagation network with Kohonen input nodes and 
Grossberg output node. I3ased on this. our learning algorithm 
uses the outstar rule, 
(4) 
where Tis the target output, p is the learning rate, and JJ? is 
the singleton whose rule antecedent is maximum, that is, 
w,*(x) = niax[w,*(x). ub*(x), .. ., zo,<(x)l. Figure 7b illustrated 
the performance of our learning algorithm. We teach the mul- 
tidimensional function y = 2 + sin(xdsin(zj9 to a nine-rule 
controller by showing it 36 input-output data pairs in the inter- 
val [O, 11 x [O,  11. We initialize the system with membership 
functions uniformly distributed along the universe of dis- 
course. with all singletons equal to 2. Figure 7b shows the 
root mean square error for our learning rule; with pert = 0.05, 
q = 0.005 (see Equation 31, and p = 0.01 (see Equation 4). 
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Circuit strategies for adaptability 
The circuits we Iiave presented by themselves realize fuzzy 
controllers with fixed function. Ilowever, simple niodular 
riioclifications enatde us t o  use them for controllatde function 
;IS well. This is based on the replacement of some MOS tran- 
sistors with coinposite transistor structures with electrically 
controllal>le characteristics. 
Compound transistors. A ch:iracterhtic of the MOS tran- 
sistor of primary importance for analog design is its operation 
:is a voltage controlled current soul-ce-modeled by transcon- 
cluctance gain g,,;. We achieve progrxnmalility by exercising 
electrical control on g,,,. 4 simple transistor can achieve pro- 
grammahility, as Figure I)a illustraces for n-channel, where x;e 
;issiinie operation in the saturation region within strong inver- 
sion. The formula induced in Figure C)a shows &rat biasing cur- 
rent l:, controls s,,,. However, this is inconvenient for fuzzy 
meinl~ersliip function tdocks, whtw any change o f  the 11ix 
ciirrent modifies the electrical value o f  logical 1. 
To overcome this problem, wt' replace the transistor in 
Figure 9a w-ith one of the compound transistors in Figures 
9bd.  .4 digital word controls the s,~, value o f  the transistor in 
Figure $)ti. We achieve digital control l>y switching elementary 
devices on and oft' to the signal path under control of digitril 
word B = ( h,, hi, . . . , 4,). The sizes of these elementary devices 
are most typically binary-weighted, giving a quadratic rela- 
tionship bctween x,, and the dec,imal numher coded in the 
digital word B. The shape of g,,, versus Bshown in Figure 9t> 
il1ustr;ites the rel;itionship obtaind in this situation. 
The compound transistors of Figures 9c and 9d providt: con- 
tinuoiis-contrc,l ofgni Figure 9c is ;I series configuration where 
the bottoni transistor cannot operate in the saturation region 
due t o  the biasing voltage B. Thus. xssuming that the top tran- 
sistor opcriites in the saturation region, we obtain the equa- 
tion for g,), includd with the figure, The shape of versus I 3  
(Figure 9c) illustrates this function. showing a minimum for B 
= 0. and nionotonic growth for positive values of B, The exact 
slupe depends on the values of  p ,  and PA. As p, and/or pL 
increase, the change rate of g,), with Bincreases as well. 
NowT consider the parallel configuration (Figure 9d), with 
transistors operating in the saturation region. The shape o f  
the transccinduct:ince expression is an ellipse in the ver- 
s t i s  b' platie. Actual devices covt*r only a portion o f  this 
ellipse, w-hich includes the point OF maximum transconduc- 
tance at B = 0 and exhibits saturation regions for large neg- 
ative and 1)ositivr values of B. T h .  heavy line in the graph 
illustrates this, where the exact shape depends again on 0, 
and p2. The satur;ition value for II < 0 is larger than that for 
B > 0 if PL > PI. and smaller otherwise. 
Membership function programmability. As we men- 
tioned. the cell in Figure 2h exhibits two characteristics which 
qualify for practical use: the i,, cui-ve and the i,, curve (see 
Figure k). 13oth have the same width and center, which are 
zrpal-atcly controlled by E, and E:. 211, = EL - E,, 2 E  = E? + El 
within the conimon-mode range of the differential pairs, and 
with a constraint on minimum width Amm = (TQ/p)1:2 imposed 
by the operation of the differential pairs. 
The other tunable parameter, the slope at the crossover 
points. is given b y  the formula in Figure 9a for the io curve, 
with S = gm. Note that we can modify Son chip by changing 
Iv However, this forces us to include an additional clamping 
stage t o  maintain equality of logical 1 for all fitzzy labels, in 
spite of the actual value of the bias current for each corre- 
sponding differential pair. Consequently, the membership 
function shapes will be less smooth. Even more important, the 
correlal ic In between slope and width increases. For simpler 
design and easier on-chip tuning, all membership functions 
should have the same bias current. We then control their slope 
by using compound tmnsistors in the differential pairs. Figure 
10 (next page) shows different i,, - IQ shapes produced by 
the cell in Figure 2b for different compound transistor con- 
figurations and different values of R. Expressions of the slope 
as a fiincrion of  R for the curve i,, coincide with those given 
in Figure 9,  
Singleton programmability. As with membership func- 
tion circuits, using compound transistors obtains a current 
mirror l'or which parameter B controls the input-to-output 
characteristics. Figures 10d-f depict parametric families for 
three compound transistor configurations. The observed non- 
linearities are not proldernatic if the error signals that guide 
the learning procvdure are measured on the chip. 
Programmability strategies. The three compound tran- 
sistors of Figure 9 have the common feature cf controlling g, 
without changing the bias current. The advantages of a dig- 
itally controlLecl ccinfiguration are an easier interface to con- 
ventional equipment, lower sensitivity to technological 
paranieters. and simpler design. The disadvantages are larg- 
er area and power consumption. The other configurations 
have Less control. Apart from these considerations, we base 
comparative evaluation of the different strategies for pro- 
grdmmdbihty on the following criteria: 
variation range of the adaptive parameter, 
variation range of  the control parameter: 
influence of the controlled circuit on common-mode 
input range, and 
smoothness o f  the relationship between control para- 
meter and adaptive parameter. 
Each compound transistor exhibits pros and cons when 
contemplated in light of  these criteria. The series configura- 
tion fatures large control range and good input range, since 
the global cut-in voltage equals a simple threshold voltage, 
V,. On the downside. it displays a low range of adaptive 
parameters-a negative consequence of the low incremen- 
tal ch;inge of  the transccinductance with B. 
On the other hand, the parallel configuration features bet- 
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1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 
volts 
(b) volts volts CC) 
Figure 10. Tuning the slope of the membership functions and singletons through compound transistors: parallel transis- 
tor (a-d), digitally controlled transistor (b-e), and series transistor (c-f). 
ter range i)f adaptive parameter, h i t  worse input range, since 
the cut-in voltage o f  the global ti-:insconductor depends on 
control parameter B, Its control range is also smaller. and its 
nonlinearity larger than for series configuration. 
Finally, the digital configuraticm has input range similar to 
h a t  of the series. thus greater,than the parallel configuration. 
I t  is also the most flexihle implenic.ntation in terms of control 
and adaptive ranges. However, it5 linearity is smailer. Analog 
irnplcsmentation of  learning wit I1 the adaptive parameters 
stored in capacitors is also mort1 suicable for previous con- 
figurJtions, which offer art ;malog interface. 
ANALOG FLJZZY COr\’TROLl.liKS save silicon ;11’e;i and 
poww a> compared t o  their digital counterparts. This is 
because they exploit the MOS transistor fully to  realize the 
linear ancl nonlinear operators used for fiizzy inference. .A 
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major drawback of analog circuits is limited precision. 
Homwer, careful modeling of inismatches and the use of 
sound circuit strategies and design techniques obtain great 
enougli accuracy for many practical applications. 
A ni;ijor issue for successful analog VLSI fuzzy chips is 
adaptal,iliry. This encompasses the interrelated problems of 
developing proper circuitry and feasible adaptation d e s .  
Our moctular solution t o  the first problem produces simple 
circuits and, thus, helps keep the intrinsic analog area and 
power advantages. It is also simple to comprehend for sys- 
tem-leld designers. ‘4s a counterpart. its linearity is far from 
perfect and imposes that adaptation parameters be adjusted 
in situ tising error feedback schemes. To that purpose, adap- 
tation rules cap;ible o f  coping with the parasitics and non- 
linearities of the hardware must be developed. This is one 
of our major current research activities. and runs parallrl to 
the de>elopnient o f  hehavioral models of the proposed hard- 
ware. On the one hmcl. these models allow LIS to develop 
Authorized licensed use limited to: Universidad de Sevilla. Downloaded on April 15,2020 at 14:34:23 UTC from IEEE Xplore.  Restrictions apply. 
and refine adapr;ition algorithnih in a computer simulation 
rn\.ironnient, without actual chip implementations. On the 
other. it tnahles l i s  t o  evaluate tile designs prior t o  chip fah- 
rication. 
A niajor handicap o f  analog f u a y  techniques is that they 
are iiiiicli inore difficult t o  design and far less flexible than 
their digital counterparts. Consequently, they are not very 
attractive fc )r systen-level designers, or  whenever there is a 
need for rapid prototyping. To alleviate these prohleins. we 
are currently extcmding the techniques presented in this arti- 
cle t o  the tiesign o f  a new gener;ition of mixed-signal chips 
that coml>ine tht. area and power advantages of  analog with 
the flexibility of digital. The basic objective is to give system- 
level designers the possibility to cover a large variety o f  p rob  
lems through programming, instead of designing a different 
chip for cach application. C 
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